ABSTRACT A fully integrated Ku-band transmit/receive (T/R) switch based on a two-stage equivalent transmission line structure has been designed using a 180-nm complementary metal-oxide-semiconductor (CMOS) process. An analysis shows a relation between the series inductance and turn-on resistance for high isolation. A stack structure with feed-forward capacitors was chosen as a means of improving the powerhandling capability of the switch. A low insertion loss (IL) of the switch was achieved by eliminating series transistors. The measured minimum ILs of the switch in the transmitter (TX) and receiver (RX) modes are 2.7 dB and 2.3 dB, respectively. The measured isolations in the TX and RX modes are greater than 34 and 25 dB, respectively, from 15 to 18 GHz. The design reaches a measured input 1-dB power compression point (IP 1 dB) of 22 dBm at 17 GHz. The switch achieves stringent isolation, insertion loss, and power-handling capability requirements along with the capability of full integration, demonstrating its great potential for use in fully integrated CMOS T/R chips.
I. INTRODUCTION
At present, increasing numbers of RF components are being integrated using the standard CMOS process to satisfy requirements of low cost and small size for wireless consumer markets. However, RF switches are still mainly realized using the gallium arsenide (GaAs) process [1] , [2] or the silicon-on-insulator (SOI) CMOS process [3] , [4] due to the insulation provided by GaAs substrates and the possibility of high resistivity of SOI substrates, which are beneficial for achieving high isolation and low insertion loss. This mix of processes for different components prevents integration progress toward a true single-chip radio. Furthermore, the high wafer costs of the GaAs process and the SOI CMOS process make it difficult to meet reduced cost requirements. Fueled by the recent explosion in wireless internet technologies, rapidly growing communication markets are driving the development of reliable, high-performance and economical RF systems on one chip. An RF CMOS switch has the natural advantages of a high integration capacity and a low cost, but its insertion loss and power-handling capability are severely limited by the conductivity of the silicon substrate and the low breakdown voltage of the transistor. Various switches have been implemented using CMOS process. Due to the limitation of the CMOS process and high IL, the operating bandwidth of conventional series-shunt switch is limited to low GHz application and hardly used in the millimeter-wave regime [5] . For high frequency applications, the loss due to shunt arm severely degrades the IL while the lack of shunt arm results in a low isolation [6] . To overcome this issue, the travelling-wave concept switch [7] and matchingnetwork switch [8] are widely used. In both switches, in order to enhance the isolation, λ/4 transmission lines are used to instead of series transistors. However, the λ/4 transmission lines occupy larger chip area. Moreover, the travelling-wave concept switch uses double-shunt transistors to get high isolation, whereas the double-shunt transistors increase the IL; the matching-network switch uses a shunt inductor to resonate out the parasitic capacitance of the transistor in the off-state to realize low IL, whereas only one shunt transistor does not guarantee enough isolation value [9] . In this work, a Ku-band T/R switch based on an equivalent transmission line structure is designed using a 180 nm CMOS process. Equivalent transmission line is created by cascading series inductor, shunt capacitor and transistor's parasitic capacitance to synthesize a network which works as a equivalent λ/4 transmission line [10] . A two-stage structure is adopted to greatly improve the isolation. The double-shunt transistors in two-stage structure are absorbed into the impedance matching network to decrease IL. Stacked transistors with feed-forward capacitors are used to improve the power-handling capacity. This paper is organized as follows. Section II evaluates the isolation and design of the proposed T/R switch. The results of experimental measurements are discussed in Section III. Finally, the paper is concluded in Section IV. Fig. 1 shows simplified small signal equivalent circuit models of MOSFETs under the on and off states [10] . C GS , C GD , C DS , C DB , C SB and C GB are parasitic capacitances of the transistor. For a transistor with a grounded source, when the gatesource voltage V gs is higher than the threshold voltage V th , the transistor is turned on and can be modeled as a small onresistance R on as shown in Fig. 1(a) . Otherwise, the transistor is turned off and functions as an off-capacitance C off as shown in Fig. 1(b) [11] . The on-resistance R on and off-capacitance C off can be expressed depend on model parameters [6] , [12] .
II. DESIGN AND ANALYSIS
C ox denotes the gate capacitance per unit area, W and L is the width and length of transistor respectively. Given this on-off nature of the transistor, the conventional T/R switch structure using a λ/4 transmission line [8] can be replaced with the equivalent transmission line structure to reduce the chip size [10] . Fig. 2(a) presents the developed switch schematic based on lumped element networks, in which the influence of parasitic junction capacitance is decreased to achieve satisfactory performance [13] . The module can be switched between the TX and RX modes with suitable control of the operating conditions of the transistors M 1 and M 2 . In the TX mode, as shown in Fig. 2(b) , the transistor M 1 is turned off and modeled as an off-capacitance C off 1_1 . Therefore, the transistor M 1 , together with L 1_1 and C 1_1 , acts as a equivalent λ/4 transmission line to allow the transmitted signal from the Tx port to pass through it to the antenna port. At the same time, the transistor M 2 operates in the opposite condition and is regarded as a on-resistance R on2_1 . The inductor L 2_1 and the capacitor C 2_1 form a parallel resonant tank that prevents the transmitted signal from leaking into the Rx port. The capacitors C 1_1 and C 2_1 can be merged into a single shunt capacitor C for their parallel connection. The entire circuit in the TX mode consists of a series of equivalent networks connected to a parallel resonant tank. The same approach can be used to analyze the operation in the RX mode, as shown in Fig. 2 
(c).

A. ISOLATION ANALYSIS OF A ONE-STAGE -TYPE T/R SWITCH
The Tx port of the switch is usually connected to a power amplifier (PA), and the Rx port is usually connected to a low noise amplifier (LNA). In the TX mode, to protect the LNA, the power leaking into the Rx port should be no more than the maximum allowed input power of the LNA; meanwhile, the transmitted signal is typically at a high power level. For this reason, the T/R switch should have high isolation between the Tx and Rx ports. Fig. 2 (b) and (c) show the equivalent circuits for the estimation of the isolation in the TX mode and RX mode, respectively. In Fig. 2 (b), for easy evaluation of the isolation of the switch, under the assumption that the network in the Tx-Antenna branch functions as a λ/4 T-line with a characteristic impedance of Z 0 and the antenna port is terminated with a matched impedance Z 0 , the three-port network is transformed into a two-port network. Therefore, the isolation of the switch in the TX mode can be calculated as follows:
The relationship between V out_TX and V in_TX can be expressed by using an ABCD matrix, as shown in (4) and (5), as shown at the bottom of the next page: Because the inductor L 2_1 and the capacitor C 2_1 form a parallel resonant tank at the operating frequency,
The ABCD matrix given in (5) can be simplified to
Thus, the isolation in (3) is calculated as follows:
The isolation value depends on the ratio of the impedance of inductor L 2_1 to the on-resistance R on2_1 of the transistor, namely, ω*L 2_1 /R on2_1 . At 16.5 GHz, when the antenna terminal impedance Z 0 is 50 ,
For the 180 nm bulk CMOS process used in the design, in order to realize an off-capacitance value C off 1_1 of 193 fF, the total gate width of M 1 is chosen to be 192 µm, with a gate length of 180 nm. Due to the symmetry of the switch in the TX and RX modes, as shown in Fig. 2(b) and (c), the total gate width of M 2 is also 190 µm, corresponding to an R on2_1 of 4 . Therefore, the isolation result as expressed in (8) is usually approximately 20∼24 dB at 16.5 GHz, which is not sufficiently high to protect the LNA. In general, the isolation of a T/R switch in the TX mode is required to be greater than 30 dB [9] , [14] , [15] .
B. ISOLATION ANALYSIS OF A TWO-STAGE -TYPE T/R SWITCH
To increase the isolation between the Tx and Rx ports in the TX mode, a design for a two-stage -type T/R switch is proposed, as shown in Fig. 3(a) . Because of the use of two-stage networks while the inductor L 3_2 and the capacitor C 2_2 form a parallel resonant tank at the operating frequency, the following expressions hold:
The ABCD matrix for Fig. 3 (b) as expressed in (14) , as shown at the bottom of this page, is still used to calculate the isolation. Thus, the isolation for Fig. 3(b) is calculated as follows:
The networks in Fig. 2(b) and Fig. 3(b) have the same characteristic impedance Z 0 ; therefore,
As seen from a comparison of (8) and (15), the two-stage -type T/R switch has a better isolation value, which is 20lg(ω*L 2 /R on2 ) larger than that of its one-stage -type counterpart. The IL and isolation between two configurations using 180 nm triple-well CMOS technology have been simulated with the Agilent's simulation software advanced design system (ADS). As shown in Fig. 4 , between 14 and 25 GHz, although the IL of two-stage -type configuration is 0.8 dB larger than one-stage configuration, the two-stage configuration has an isolation value that is 20∼25 dB higher than that of its one-stage counterpart which is in agreement with the theoretical calculations. Switches have a trade-off between insertion loss and isolation. The two-stage configuration has high isolation at the cost of an insertion loss higher than that of the one-stage configuration. Between the desired
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C. IMPROVEMENT OF THE POWER-HANDLING CAPABILITY
The power-handling capability is the main bottleneck for a T/R switch fabricated using the standard CMOS process. In the TX mode, the switch needs to be able to handle a high transmitted power. Therefore, the stacked transistors technique is used to prevent undesirable channel formation and to enable the switch to withstand higher voltage swings by dividing the large voltage swing at the antenna port between two transistors, which is beneficial for achieving a low breakdown voltage in standard CMOS devices [17] . The linearity of the switch is decided by two kinds of voltage level limitations. One is the threshold voltage and the other is the breakdown voltage [18] . The V ds of each stacked transistors should be smaller than the breakdown voltage for reliable operation. But due to the gate coupling effect and the substrate coupling effect, the voltage cannot be evenly distributed on each transistor. Under normal conditions, the transistor nearer to the input source is subjected to a larger voltage swing than the other one. As shown in Fig. 5(a) , the peakto-peak voltage swing across M 11 is around 3.6 V which is 1.2 V higher than that across M 12 . This uneven distribution increases the risk of damage to the transistor nearer to the input source due to exceeding the highest breakdown voltage. As a result, the linearity and power-handling capability of the switch degrades. To realize an even voltage distribution, feedforward capacitors (FFCs) C f 1 and C f 2 , as shown in Fig. 3 , are used to increase the conductance across the gate and drain of the first transistors, M 11 and M 21 [19] , [20] . realized. This modification of the voltage distribution enables the stack to endure a larger voltage drop before the breakdown of the first transistor. Meanwhile, due to the elimination of series transistors in the entire circuit, an effective trade-off between a high power-handling capability in the TX mode and a low insertion loss in the RX mode can be achieved.
III. EXPERIMENTAL RESULTS
The proposed T/R switch based on the two-stage -type configuration was implemented using standard 180 nm triple-well CMOS technology. The buried deep N-well in triple-well process separates the body of nMOS from the substrate [21] . Therefore, the substrate coupling effect can be reduced. At the same time, the added deep N-well layer creates two pn-junction diodes to prevent a breakdown in isolation between the p-well, deep n-well and p-substrate [22] . For compact chip size and high isolation, the off-state capacitance value used to constitute equivalent λ/4 transmission lines should be decided firstly. The off-state capacitance value of 193 fF is chosen that equal to 50 at 16 GHz. Then, the balance between the power-handling capability and IL should be made. The T/R switch needs to undergo high output power in the TX mode and achieve low IL in the RX mode, respectively. The stacked structure increases the power-handling capability with inevitable drawback of IL increasing. So the stacked structure is only employed in the TX channel. Finally, a trade-off is needed to consider between linearity and isolation. In order to improve the linearity, the FFCs are used. But large FFCs increase the total conductance of the stack that degrades the isolation [19] . Therefore, the FFCs of 288 fF are chosen to make a balance between the linearity and isolation. Table 1 lists the transistor dimensions and passive element values of the proposed T/R switch.
The fabricated CMOS T/R switch, as shown in Fig. 6 , had a die area of 625 µm * 725 µm, including three sets of ground-signal-ground (GSG) pads and one set of passground-pass (PGP) pads. Measurements were conducted on the chip using a vector network analyzer and a Cascade probe station, as shown in Fig. 7 . Limited by the test conditions, the parameters of the switch in different modes were obtained only by applying a pair of RF probes to two ports, with one idle open port, which should have been set to 50 . Therefore, the measured results will differ from those in the case of a 50 load termination, especially the isolation results. However, from a comparison of the measured and simulated results, the performance of the T/R switch can be deduced. Such comparisons were performed between the measured results, simulated two-port results with an idle open port and simulated three-port results with the remaining port terminated at 50 .
The return losses in both modes, as shown in Fig. 8 , are better than 10 dB at 15-22 GHz. When simulated IL, no matter the third port is opened or connected to 50 , it is shorted by adjacent small on-resistance R on4_2 or R on1_2 as shown in Fig. 3(b) and (c) that is only 4 . Therefore, the two-ports and three-ports simulated IL results are the same. As shown in Fig. 9 , from 15 to 18 GHz, the measured RX-mode IL (between the Ant and Rx ports) is approximately 2.3 dB, and the TX-mode IL (between the Ant and Tx ports) is 2.7 dB, consistent with the simulation. The measured isolations in the RX and TX modes are plotted in Fig. 10 , from which isolations of 25 dB in the RX mode and 34 dB in the TX mode are observed. The measured isolations in both modes are close to those simulated under the two-port condition because of the identical load conditions but show a discrepancy from the simulated three-port condition. The potential cause of this discrepancy is that the transmitted or received power that should have mainly gone into the port with the 50 load is instead reflected back because of the idle open port and leaks into the isolation port. Therefore, the measured isolation of the switch is 6 dB worse than that simulated under the three-port condition. In practical application, all of the switch ports will be matched to bring the isolation results closer to those simulated under the three-port condition. The measured P out values in the TX mode are plotted versus P in in Fig. 11 , from which an IP 1dB of 22 dBm at 17 GHz can be extracted. The performance of the proposed T/R switch is summarized in Table 1 together with the performance characterizations of other reported CMOS switches. Compared with the others, the T/R switch designed here demonstrates an acceptable insertion loss, high isolation and good powerhandling capability. It is recognized that the IL performance of this work is a little higher for high efficiency RF transceiver applications. In order to realize full integrated transceiver and achieve low-cost, some sacrifices in circuit performance may be inevitable [27] . This is the price to pay for minimum size and cost using CMOS process, particularly using low-cost 180 nm process with ft/fmax of 53 GHz /56 GHz [28] . When the advanced process such as 0.13-µm, 90 nm, and 65 nm CMOS process used to realize this high isolation switch, as the channel length of CMOS transistor becomes smaller, the on-resistance R on decreases and results in lower IL [8] . Because of ease integration, the high-isolation T/R switch designed here has been integrated in the Ku band 4-element phased array transceiver [29] . 
IV. CONCLUSION
The Ku-band T/R switch topology has been presented and analysed. The switch based on equivalent transmission line structure absorbs parasitic capacitors into the impedance matching structure. Since the developed switch achieves high isolation and good power-handling capability, it can be easily customized to integrate with other components using the standard CMOS process to realize a T/R module on one chip.
